Эдуард K.
Project Title Created End Remaining Entries Prize
Schematic Design (EasyEDA) for Data Acquisition Modules (STM32, Precision ADC, Galvanic Isolation) 19 Jul, 2026 18 Aug, 2026 29 days, 8 hours 0 $100